ABSTRACT: The dense surface charges expressed by a ferroelectric polymeric thin film induce ion displacement within a polyelectrolyte layer, and vice versa. This because the density of dipoles along the surface of the ferroelectric thin film and its polarization switching time matches that of the (Helmholtz) electric double layers formed at the ferroelectric/polyelectrolyte and polyelectrolyte/semiconductor interfaces. This combination of materials allows for introducing hysteresis effects in the capacitance of an electric double layer capacitor. The latter is advantageously used to control the charge accumulation in the semiconductor channel of an organic field-effect transistor. The resulting memory transistors can be written at a gate voltage of around 7 V and read out at a drain voltage as low as 50 mV. The technological implication of this large difference between write and read-out voltages lies in the non-destructive reading of this ferroelectric memory.
Introduction
Memory functionality is a prerequisite for many electronic applications in modern society. In fact, most of the envisaged electronic applications require non-volatile memory systems that can be programmed, erased and read-out electrically.
1,2 Organic non-volatile memory devices based on ferroelectric polymers represent a promising approach towards the development of a low-cost technology that is possible to manufacture using common printing techniques. 3 Ferroelectric polymers are especially attractive as the active medium for data storage, owing to their high flexibility, low cost and simple production protocol. [4] [5] [6] Ferroelectric memories based on the 3 copolymer poly(vinylidenefluoride-co-trifluoroethylene) (P(VDF-TrFE)) are of particular interest to the organic electronics community due to the excellent processability (i.e. low temperature and from solution). The ferroelectricity of this material stems from the molecular dipole moments, residing perpendicular to the P(VDF-TrFE) backbone defined by the electronegativity difference between hydrogen-disubstituted carbon and fluorine-disubstituted carbons. The dipoles can be aligned collectively with the applied field by a rotation of the monomer groups in crystalline domains. The binary states of the memory device reflect two stable polarization states of the ferroelectric material that can be maintained even in the absence of an externally applied electric field. Switching between the two polarization directions occurs only above a certain threshold of the external electric field, which provides the non-volatile character. Organic ferroelectric field-effect transistors are technologically relevant because they can be addressed easily in an array of memory elements.
In the last years, several groups have demonstrated that solution processable solid polymer electrolytes can be used as gate insulator materials in transistors. [7] [8] [9] In electrolyte-gated fieldeffect transistors (FETs) indeed, the polarization mechanism of such dielectrics involves the reorganization of the included ions forming two (Helmholtz) electric double layers, EDLs, on the microsecond time scale at the gate/electrolyte and electrolyte/semiconductor interfaces. Most of the applied gate-source bias drops across these EDLs. The charged sheets of the EDLs are separated by only a few Angstroms within the Helmholtz double layer, leading to extraordinary high transversal electric fields (10 9 V m -1 ), established already at very low gate-source voltages.
Thus, the high capacitance of the EDL capacitor enables low operating voltages, which are typically less than 1 V. However, none has yet introduced a memory function in these lowvoltage FETs.
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Here, we demonstrate that a bi-layer comprising an electrolyte and a ferroelectric fluoropolymer can promote memory functionality when used as the gate dielectric in a polymer transistor. The electrolyte layer transfers efficiently the polarization state of the ferroelectric layer to the semiconductor channel via ion displacement and through the formation of an EDL at the electrolyte/semiconductor interface. We then combine the bistable polarization of the ferroelectric with the high capacitance of the EDLs to create low-readout voltage electrolytegated transistors, ideal for printed non-destructive memory elements.
Results and discussion
A polyelectrolyte comprising fixed anions and mobile cations is favorably utilized to separate the ferroelectric film from the semiconductor. The use of a polyelectrolyte rather than an electrolyte where both anions and cations are mobile, suppresses any undesired penetration of ions in the organic semiconductor (i.e. electrochemical doping). Hence, poly(vinylphosphonic acid-co-acrylic acid) (P(VPA-AA)) is chosen as the polyelectrolyte thin film whereas P(VDFTrFE) is used as a ferroelectric layer ( Figure 1a ). It is important to note that the polarization induced in the ferroelectric/polyelectrolyte bi-layer is not limited (in time and amplitude) by any of the materials since both ferroelectric and polyelectrolyte display similar surface charge density and time scale. P(VDF-TrFE) shows indeed a remanent polarization as high as 10 µC cm -2 , a value which is of the same order of magnitude as the EDL surface charge density in P(VPA-AA). 9 Moreover, the switching time for a P(VDF-TrFE) layer is about 0.1 ms 10 also of a similar order of magnitude as the EDL formation in P(VPA-AA). 9 Regio-regular poly(3-hexylthiophene) (P3HT) is used as the semiconductor material because of its high field-effect mobility and low contact resistance when gold is used as source/drain electrodes. The net surface charge density of the ferroelectric thin film can be induced to be either positive or negative depending on the direction of the applied polarizing electric field. It has been proposed that an EDL can be formed at the surface of an inorganic ferroelectric layer in contact with an electrolyte, leading to the electrostatic adhesion of charged particles. 11, 12 Recent studies have also shown that dipolar interactions identified as Coulomb attractions between hydrogen atoms in the PVDF chains and anions promote ferroelectric polarization in a PVDF-ionic liquid blend. 13 Based on these concepts, we propose a mechanism of polarization across a ferroelectric/polyelectrolyte/organic semiconductor stack, which appears as a cross section of the and the ferroelectric layer is poled with the negative dipoles (F-terminated carbons) pointing towards the polyelectrolyte. The capacitance reaches up to ~1 µF cm -2 , a value which compares with that of typical polyelectrolyte dielectrics. 9 The resulting C-V curve shows a marked nonlinearity and hysteresis and this behavior is also observed in P(VDF-TrFE)-only capacitors and stems from the bias-field-dependent permittivity of P(VDF-TrFE). 15 A transition towards depletion occurs at a bias voltage of around +7 V, which is the expected coercive voltage for a 140-nm-thick P(VDF-TrFE) layer (E c = 53 MV m -1 ). The depletion capacitance at positive bias (V > +10 V) equals the estimated value derived from the reciprocal sum of the semiconductor C s and ferroelectric/polyelectrolyte C i layer capacitance and is here dominated by C s (that is, ~0.1 µF cm -2 for a 30-nm-thick P3HT layer assuming a dielectric constant of 3). The scan from +15 V to 0 V has a transition point at around +4 V, which corresponds to the flat-band potential of the organic semiconductor. To stabilize the polarization at positive gate bias, the polyelectrolyte chains at the interface with P(VDF-TrFE) should be negatively charged while electrons should accumulate in the P3HT layer. However, the electron current is negligible due to the large injection barrier at the Au source electrode-P3HT interface. Hence, the ferroelectric polarization cannot be compensated by an accumulation of electrons along the semiconductor interface. The ferroelectric film depolarizes to the pristine state, which leads to lack of remanent depletion. 15 If two unipolar voltage loops are applied to the ferroelectric, only the first sweep will contribute to 8 the switching of the ferroelectric dipoles. 16 Programming of the ferroelectric layer with a voltage bias sequence of the same polarity results in a loss of hysteresis (Figure 2b ). This suggests that ion migration is not the origin of the capacitance bistability switching in these devices.
The combination of ferroelectric bistability with semiconductivity allows for non-volatile memories with non-destructive read-out where the resistance and the polarization can be tuned independently. 17 In this respect, ferroelectric field-effect transistors (FeFETs) are ideally suited for the achievement of memory technology, as they allow for a complete decoupling of the write and read-out functionalities. 18, 19 Top-gated polymer FETs were fabricated using the ferroelectric/polyelectrolyte bi-layer as the insulator and P3HT as the semiconductor channel (see Experimental methods for further details). (Figure 3a) . This is consistent with the current retention behavior due to the dipolar polarization of the ferroelectric layer. 18 In fact, when the polarization switches from one state to another, charges are displaced across the ferroelectric insulator film. The accompanying switching currents are observed as sharp features in the gate current at -7 V and at +7 V, respectively, and as steep increase/decrease of the drain current. Their presence confirms that the memory effect is driven by ferroelectric polarization switching, rather than charge trapping mechanisms or ion migration in and through the ferroelectric layer. 20, 21 Hence, the transistor behaves as a bi-stable memory cell element; before the very first sweep, the ferroelectric film is unpolarized. Upon increasing the negative gate bias beyond the coercive Figure 3b . We note that, at high drain bias voltages where the saturated I ds is proportional to the square of the gate drive, two distinct slopes are found for I ds vs. V g 2 with a typical crossover point at around -7 V ( Figure S1 ). This is consistent with an increased carrier density distribution in the channel region established after that the ferroelectric material becomes polarized. We also notice that the transistor characteristics in fact improve slightly with device ageing, showing excellent performances even after several weeks with readout voltages as low as V ds = -50 mV (Figure 3c ). This reduced read-out voltage is up to two orders of magnitude lower than what is usually reported for conventional FeFETs. 18 For comparison, a typical p-channel P3HT FeFET with a 200-nm-thick P(VDF-TrFE) gate dielectric without electrolyte interlayer produces output currents no greater than 20 nA at comparable V ds . 22 We attribute this to the high hygroscopic properties of the P(VPA-AA) layer which allows for an improvement of the impedance characteristics of the ferroelectric/polyelectrolyte/semiconductor configuration 23 as well as doping of the semiconductor layer. 24 When the P(VDF-TrFE) layer is 10 placed in direct contact with P3HT, as in conventional FeFETs, the devices show poor performance at V ds = -0.2 V with ON/OFF ratio at zero V g of about 60, while no field-effect modulation is observed at even lower V ds (see Figure 3d and Figure S2 ). This is attributed to the high gate current for these FeFET devices comprising a 140-nm-thick ferroelectric layer, which is of the same order of magnitude as the drain current. The drop in ON/OFF ratio, observed for devices with polyelectrolyte interlayer at high V ds (> -1 V), is not due to degradation of the ONcurrent but is due to a shift of the threshold voltage at more positive V g , which thus reduces the final ON/OFF ratio when measured at zero V g . Due to the relatively high coercive field of P(VDF-TrFE) (E C 50 MV m -1 ), the V g necessary to switch the devices is rather high. Low-voltage switching transistors can be attained by reducing the ferroelectric layer thickness well below 100 nm. Indeed, by shrinking the P(VDFTrFE) layer thickness down to 60 nm results in a lower operating bias for switching (V C < 3 V, Figure 4 ). However, we notice that such a narrow voltage window leads to unstable performance in terms of remanent polarization characteristics. Since the leakage current appears to be independent of the ferroelectric layer thickness (see Figure 3a and Figure 4 for comparison), the primary mechanism of current degradation may be ascribed to a ferroelectric domain pinning due to ionic contaminations which becomes predominant when the ferroelectric layer thickness is lowered down to 50-60 nm. This would result in a low current retention. comprising a 60-nm-thick P(VDF-TrFE) layer.
The switching current in our polyelectrolyte-gated transistors was monitored during the experiments using a 5 kΩ resistor connected in series with the source electrode (Figure 5a ).
When V ds = -0.2 V, the output source-drain current tracks the input gate signal. Distortion of the output waveform is due to short-lived capacitive displacement, which is typical of electrolytegated transistors. 8, 9 When V ds = -0.2 V, no steady output current in produced as expected.
Interestingly, the OFF-to-ON state transition typically amounts to 0.2 ms for pulses of ±10 V.
Programming pulses shorter than 0.1 ms resulted in a state with a low ON-current of the same order of magnitude as the OFF-current. On the other hand, the ON-to-OFF state transition is found to occur in nearly 50 µs, indicating that the programming time is primarily determined by the conductance of the semiconductor channel. Hence, the switching time is comparable with that of conventional ferroelectric transistors and capacitors where dipoles fully switch in 0.1-0.3 ms, 18 suggesting that in our devices the programming time is not limited nor affected by the polyelectrolyte interlayer. We note indeed that the typical switching time of electrolyte-gated
FETs is also of the order of 0.1 ms and decreases when the ion mobility is increased (i.e. at higher relative humidity). 26 The field-effect mobility in the linear regime, µ lin , has been calculated according to µ lin = (LW -1 C i -1 V -1 )(dI ds /dV g ). The mobility reaches about 0.1 cm 2 V -1 s -1 , which is in good agreement with previous reports. 27 The current levels in the OFF-state and ON-state (the ON/OFF ratio at zero V g ) differ by 3 orders of magnitude or higher for all the prepared devices. 
Conclusions
In summary, we have demonstrated that the surface charge density expressed by a ferroelectric polymer thin film matches the density of charges in a dissociated polyelectrolyte. This ferroelectric-induced electric double layer promotes memory functionality in electrolyte-gated
FETs. The combination of ferroelectric and polyelectrolyte bi-layer as the gate insulator provides a large specific capacitance (~1 µF cm -2 ), fast polarization response times (~0.2 ms) and high semiconductor surface charge density at source-drain voltages of only fractions of a volt, resulting in non-volatile memory devices. Notably, this ferroelectric-induced EDL shows long retention times of more than 10 4 s.
Experimental methods
The ferroelectric P(VDF-TrFE) 70/30 mol% copolymer was purchased from Solvay SA and 
